

# Quick reference card for ARMv7 (Cortex-M4)

Group	Operation	Syntax	Semantic	Flags <sup>1</sup>
Arithmetic	Addition	<code>add{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn + Rm^{(shifted)}$	NZCV
		<code>adc{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn + Rm^{(shifted)} + C$	NZCV
		<code>add{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn + const$	NZCV
		<code>adc{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn + const + C$	NZCV
		<code>qadd&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt;</code>	$Rd(n) := \text{saturated}(Rn + Rm)$	Q
	Subtraction	<code>sub{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn - Rm^{(shifted)}$	NZCV
		<code>sbc{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn - Rm^{(shifted)} - \text{not}(C)$	NZCV
		<code>rsb{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rm^{(shifted)} - Rn$	NZCV
		<code>sub{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn - const$	NZCV
		<code>sbc{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn - const - \text{not}(C)$	NZCV
		<code>rsb{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := const - Rn$	NZCV
		<code>qsub&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt;</code>	$Rd(n) := \text{saturated}(Rn - Rm)$	Q
	Multiplication	<code>mul&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt;</code>	$Rd(n) := (Rn * Rm)$	
		<code>mla&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;</code>	$Rd := Ra + (Rn * Rm)$	
		<code>mls&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;</code>	$Rd := Ra - (Rn * Rm)$	
		<code>umull&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;</code>	$RdHi:RdLo := \text{unsigned\_64\_bit}(Rn * Rm)$	
		<code>umal&lt;c&gt;&lt;q&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;</code>	$RdHi:RdLo := \text{unsigned\_64\_bit}(RdHi:RdLo + (Rn * Rm))$	
		<code>smull&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;</code>	$RdHi:RdLo := \text{signed\_64\_bit}(Rn * Rm)$	
	Division	<code>smlal&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;</code>	$RdHi:RdLo := \text{signed\_64\_bit}(RdHi:RdLo + (Rn * Rm))$	
		<code>udiv&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;</code>	$Rd := \text{unsigned\_32\_bit}(Rn / Rm); \text{rounded towards 0}$	
		<code>sdiv&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;</code>	$Rd := \text{signed\_32\_bit}(Rn / Rm); \text{rounded towards 0}$	
Bit operations	Logic	<code>and{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn \wedge Rm^{(shifted)}$	NZCV
		<code>bic{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn \wedge \neg Rm^{(shifted)}$	NZCV
		<code>orr{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn \vee Rm^{(shifted)}$	NZCV
		<code>orn{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn \vee \neg Rm^{(shifted)}$	NZCV
		<code>eor{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rd(n) := Rn \oplus Rm^{(shifted)}$	NZCV
		<code>and{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn \wedge const$	NZCV
	Tests	<code>bic{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn \wedge \neg const$	NZCV
		<code>orr{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn \vee const$	NZCV
		<code>orn{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn \vee \neg const$	NZCV
		<code>eor{s}&lt;c&gt;&lt;q&gt; {&lt;Rd&gt;, } &lt;Rn&gt;, #&lt;const&gt;</code>	$Rd(n) := Rn \oplus const$	NZCV
		<code>cmp&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rn - Rm^{(shifted)}$	NZCV
		<code>cmn&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rn + Rm^{(shifted)}$	NZCV
Register moves	Move	<code>tst&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rn \wedge Rm^{(shifted)}$	NZCV
		<code>teq&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, &lt;Rm&gt; {,&lt;shift&gt;}</code>	$Rn \oplus Rm^{(shifted)}$	NZCV
	Shift / Rotate	<code>cmp&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, #&lt;const&gt;</code>	$Rn - const$	NZCV
		<code>cmn&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, #&lt;const&gt;</code>	$Rn + const$	NZCV
	Shift / Rotate	<code>tst&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, #&lt;const&gt;</code>	$Rn \wedge const$	NZCV
		<code>teq&lt;c&gt;&lt;q&gt; &lt;Rn&gt;, #&lt;const&gt;</code>	$Rn \oplus const$	NZCV
	Move	<code>mov{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;</code>	$Rd := Rm$	NZ
		<code>mov{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, #&lt;const&gt;</code>	$Rd := const$	NZC
	Shift / Rotate	<code>lsr{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, #&lt;n&gt;</code>	$Rd := Rm^{(\text{shifted-right by } <n>)}; \text{filled with 0's, } C := \text{last shifted-out}$	NZC
		<code>lsr{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;</code>	$Rd := Rm^{(\text{shifted-right by } Rs)}; \text{filled with 0's, } C := \text{last shifted-out}$	NZC
		<code>asr{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, #&lt;n&gt;</code>	$Rd := Rm^{(\text{shifted-right by } <n>)}; \text{filled with MSB}^2, C := \text{last shifted-out}$	NZC
		<code>asr{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;</code>	$Rd := Rm^{(\text{shifted-right by } Rs)}; \text{filled with MSB}^2, C := \text{last shifted-out}$	NZC
		<code>lsl{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, #&lt;n&gt;</code>	$Rd := Rm^{(\text{shifted-left by } <n>)}; \text{filled with 0's, } C := \text{last shifted-out}$	NZC
		<code>lsl{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;</code>	$Rd := Rm^{(\text{shifted-left by } Rs)}; \text{filled with 0's, } C := \text{last shifted-out}$	NZC
		<code>ror{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, #&lt;n&gt;</code>	$Rd := Rm^{(\text{rotated-right by } <n>)}, C := \text{MSB}^2 \text{ of result}$	NZC
		<code>ror{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;</code>	$Rd := Rm^{(\text{rotated-right by } Rs)}; C := \text{MSB}^2 \text{ of result}$	NZC
		<code>rrx{s}&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;Rm&gt;</code>	$Rd := Rm^{(\text{rotated-right by 1 including carry bit})}$	NZC
		<code>ldr&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, [&lt;Rb&gt;, {, #/+/-&lt;offset&gt;}]</code>	$Rd := [Rb \pm offset]$	
Load & Store	Offset	<code>str&lt;c&gt;&lt;q&gt; &lt;Rs&gt;, [&lt;Rb&gt;, {, #/+/-&lt;offset&gt;}]</code>	$[Rb \pm offset] := Rs$	
		<code>ldr&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, [&lt;Rb&gt;, #/+/-&lt;offset&gt;]!</code>	$Rb := Rb \pm offset; Rd := [Rb];$	
	Pre-offset	<code>str&lt;c&gt;&lt;q&gt; &lt;Rs&gt;, [&lt;Rb&gt;, #/+/-&lt;offset&gt;]!</code>	$Rb := Rb \pm offset; [Rb] := Rs;$	
		<code>ldr&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, [&lt;Rb&gt;], #/+/-&lt;offset&gt;</code>	$Rd := [Rb]; Rb := Rb \pm offset$	
	Post-offset	<code>str&lt;c&gt;&lt;q&gt; &lt;Rs&gt;, [&lt;Rb&gt;], #/+/-&lt;offset&gt;</code>	$[Rb] := Rs; Rb := Rb \pm offset$	
		<code>ldr&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, [&lt;Rb&gt;, &lt;Ri&gt; {, lsl #&lt;shift&gt;}]</code>	$Rd := [Rb + Ri^{(\text{shifted-left})}]$	
	Indexed	<code>str&lt;c&gt;&lt;q&gt; &lt;Rs&gt;, [&lt;Rb&gt;, &lt;Ri&gt; {, lsl #&lt;shift&gt;}]</code>	$[Rb + Ri^{(\text{shifted-left})}] := Rs$	
		<code>ldr&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, &lt;label&gt;</code>	$Rd := [\text{label}]$	
	Literal	<code>ldr&lt;c&gt;&lt;q&gt; &lt;Rd&gt;, [PC, #/+/-&lt;offset&gt;]</code>	$Rd := [PC \pm offset]$	
		<code>stmia&lt;c&gt;&lt;q&gt; &lt;Rs&gt;! , &lt;registers&gt;</code>	for $Ri$ in registers: $[Rs] := Ri; Rs := Rs + 4$	
	Positive stack	<code>ldmdb&lt;c&gt;&lt;q&gt; &lt;Rs&gt;! , &lt;registers&gt;</code>	for $Ri$ in reverse registers: $Rs := Rs - 4; Ri := [Rs]$	
		<code>stmdb&lt;c&gt;&lt;q&gt; &lt;Rs&gt;! , &lt;registers&gt;</code>	for $Ri$ in reverse registers: $Rs := Rs - 4; [Rs] := Ri$	
	Negative stack	<code>ldmia&lt;c&gt;&lt;q&gt; &lt;Rs&gt;! , &lt;registers&gt;</code>	for $Ri$ in registers: $Ri := [Rs]; Rs := Rs + 4$	

Group	Operation	Syntax	Semantic	Flags <sup>1</sup>
Branch	Branch on flags	<b>b</b> <c><q> <label> <b>bl</b> <c> <label> <b>bx</b> <c> <Rm> <b>blx</b> <c><q> <Rm>	if c then $PC := label$ if c then $LR := PC\_next; PC := label$ if c then $PC := Rm$ if c then $LR := PC\_next; PC := Rm$	
	Test & branch	<b>cbz</b> <q> <Rn>, <label> <b>cbnz</b> <q> <Rn>, <label>	if $Rn = 0$ then $PC := label$ if $Rn \neq 0$ then $PC := label$	
	Table based	<b>tbb</b> <c><q> [<Rn>, <Rm>] <b>tbh</b> <c><q> [<Rn>, <Rm>, <b>lsl</b> #1]	branch to $[PC + Rm\text{'s byte in the table starting at }Rn]$ ; branch to $[PC + Rm\text{'s halfword in the table starting at }Rn]$ ;	
	Synchronization	<b>ldrex</b> <c><q> <Rt>, [<Rn> {, #<offset>}] <b>strex</b> <c><q> <Rd>, <Rt>, [<Rn> {, #<offset>}]	$Rt := [Rn + offset]$ ; mark $(Rn + offset)$ as exclusive memory if exclusive then $[Rn + offset] := Rt$ ; $Rd := 0$ else $Rd := 1$	

Flags		
Flag	Meaning	Calculated as
N	Negative	MSB <sup>2</sup> (Result) = 1
Z	Zero	Result = 0
C	Carry	Depends on instruction
V	Overflow	Signed overflow
Q	Saturated	Signed overflow (result saturated)
Opcode size		
<q>	Meaning	
.N	Narrow code (16 bit)	
.W	Wide code (32 bit)	
<omit>	Let the assembler choose	
Shift options		
<shift>	Meaning	
<omit>	no shifts or rotations, equivalent to LSL #0	
LSL #<n>	logical shift left by <n> bits, $0 \leq n \leq 31$	
LSR #<n>	logical shift right by <n> bits, $1 \leq n \leq 32$	
ASR #<n>	arithmetic shift right by <n> bits, $1 \leq n \leq 32$	
ROR #<n>	rotate right by <n> bits, $1 \leq n \leq 31$	
RRX	rotate right by 1 bit through carry flag	

Condition codes		
<c>	Meanings	Flags
eq	Equal	$Z = 1$
ne	Not equal	$Z = 0$
cs, hs	Carry set, Unsigned higher or same	$C = 1$
cc, lo	Carry clear, Unsigned lower	$C = 0$
mi	Minus, Negative	$N = 1$
pl	Plus, Positive or zero	$N = 0$
vs	Overflow	$V = 1$
vc	No overflow	$V = 0$
hi	Unsigned higher	$C = 1 \wedge Z = 0$
ls	Unsigned lower or same	$C = 0 \vee Z = 1$
ge	Signed greater or equal	$N = V$
lt	Signed less	$N \neq V$
gt	Signed greater	$Z = 0 \wedge N = V$
le	Signed less or equal	$Z = 1 \vee N \neq V$
al, <omit>	Always	any

1 If the instruction can be amended by adding an "s" to it, you can choose whether it will set flags or not ("s" means to set flags). If the instruction does not provide this option, then the indicated flags are always set. Other flags are untouched.

2 MSB: Most Significant Bit (left-most bit, which also indicates the sign for a signed integer type)